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We have used a simple, analytically solvable model to analyze the characteristics of dual-gate
metal-oxide-semiconductor field-effect transistors (MOSFETs) with 10-nm-scale channel length L.
The model assumes ballistic dynamics of 2D electrons in an undoped channel between highly doped
source and drain. When applied to silicon n-MOSFETs, calculations show that the voltage gain
(necessary for logic applications) drops sharply at L ∼ 10 nm, while the conductance modulation
remains sufficient for memory applications until L ∼ 4 nm.
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The recent industrial forecast1 predicts that the
progress in scaling down the metal-oxide-semiconductor
field-effect transistors (MOSFETs) will result in MOS-
FETs with channel length L at least as short as 70
nm. Such devices would allow the implementation of dy-
namic random-access memories (DRAMs) with density
up to ∼ 5 Gb/cm2. On the other hand, single-electron
transistors (SET), in particular the recently suggested
SET/FET hybrids2, may allow room-temperature oper-
ation of dynamic memories with a density of 100 Gb/cm2
and beyond, using a silicon-based technology with min-
imum feature size below ∼ 5 nm. Thus, it is very im-
portant to understand whether purely MOSFET-based
devices can operate on a comparable scale. Recent
experiments6 with ∼ 10-nm-long MOSFETs have shown
that their conductance can be gate-modulated by at least
three orders of magnitude. We are not aware, however,
of any published analysis of 10− nm− scale MOSFETs,
with the exception of a couple of Monte-Carlo-calculated
I−V curves for some particular devices with L = 15 nm3
and L = 30 nm4. The main goal of this work was to use
a simple model of nanoscale MOSFETs, which captures
the essential physics of such devices, for semi-analytical
calculation of their basic characteristics. All the exam-
ples presented below are for silicon-based n-MOSFETs,
although our approach is certainly more general.
For nanoscale devices channel doping becomes unac-
ceptable. In fact, the volume of the channel region of a
10 nm-scale transistor is of the order of 2 · 10−19 cm3,
so that even doping at a level as high as 1020 cm3 (be-
yond the degeneracy threshold for silicon) would result
in less than 20 dopants in the whole channel, and hence
in large statistical device-to-device variations of transis-
tor parameters. For the same reason, contact doping has
to be high (> 3 · 1020 cm−3). On the other hand, chan-
nel doping is unnecessary, because the channel length
is comparable to the screening length in highly doped
source and drain, so that the carriers may be delivered
from the contacts7. This is why in our model the chan-
nel is a layer of an intrinsic semiconductor connecting
n+ source and drain (Fig. 1a). Because of the absence
of impurities, electron scattering is so small at our scale
of channel length (L ∼ 10 nm) that it may be ignored3,4,
and the electron transport in the channel considered as
completely ballistic. Electrons in the source and drain
are assumed to be in thermal equilibrium.
Thickness 2s of the channel is assumed to be so small
that in fact it presents a quantum well with 2D elec-
tron gas. For Si (100) surface the 6-fold valley degen-
eracy of the bulk Si is lifted and only 2 valleys partici-
pate in the lateral transport5, unless the carrier density
is so large that the electrons start to populate higher
subbands (which is not the case for the devices consid-
ered below). The channel is sandwiched between plates
of a “dual gate”8,9, the optimal structure to suppress the
“short channel effects” (for a review see, e.g., Ref. 10).
If 2s is small enough, z-dependence of the electric po-
tential φ can be assumed quadratic inside the channel
and linear inside the dielectric (the well-known parabolic
approximation11). Substituting this dependence into the
Poisson equation one arrives at a 1D equation for the dis-
tribution of electric potential φ at z = 0 along the length
of the device:
d2φ
dx2
−
φ− Vg
λ2
= −
4πρ(x)
κ1
. (1)
Here ρ = −en is the electric charge density averaged
over the channel thickness 2s; within source and drain
ρ includes also the dopant charge +eND. Vg is the gate-
source voltage, and λ is the effective screening length
λ2 =
s2
2
+
κ1
κ2
s(d− s). (2)
For the examples presented below we took the dielectric
constants to be κ1 = 12 (Si) and κ2 = 4 (SiO2). The
parabolic approximation is strictly valid11 if λ is much
larger than s but much less than relevant x-scales of the
problem, notably, the channel length and the screening
length λ2 of the electron gas without the ground plane.
λ2 is close to the effective Bohr radius aB = ακh¯
2/me2,
where α ≈ 1.5 accounts for valley degeneracy.
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The second equation relating ρ and φ follows from the
condition of conservation of the ballistic current compo-
nents j±ǫ for each energy ǫ:
j±ǫ (x) = −e · n
±
ǫ (x) · v
±
ǫ (x) = const = j
±
ǫ0, (3)
where v±(x) = ±
√
2[ǫ− Φ(x)]/m is the x - component
of the electron velocity, Φ(x) = −eφ(x) is the electron
potential energy, and j±ǫ0 are currents into the ballistic
channel from the surfaces of source (sign +) and drain
(sign −). The latter currents can be found from the usual
thermal equilibrium distribution, then the velocity vǫ(x)
and density nǫ(x) are found with self-consistent values of
Φ. The total electron density n and current j (per unit
channel width) can the obtained as integrals of (n+ǫ (x)+
n−ǫ (x)) and (j
+
ǫ0 − j
−
ǫ0), respectively, over energies ǫ >
Φ(x) (or ǫ > Φmax if the potential maximum lies between
the point x and the contact, Fig. 1b). For the parameters
considered below, tunneling under the potential barrier12
can be ignored for L ≥ 5 nm.
The resulting simple set of equations allows the channel
length L and current j to be expressed explicitly as ana-
lytical (though bulky) integrals for an arbitrary relation
between temperature T and Fermi energy ǫF in the source
and drain, provided that Φmax is considered known (to-
gether with the real parameters of the system, including
the gate and source-drain voltages). The resulting func-
tion L = L(Φmax) can be numerically interpolated to the
desired values of channel length.
Figures 2-4 show the results of such semi-analytical cal-
culations for a Si/SiO2 n-MOSFET with a contact doping
level ofND=3·10
20 cm−3, channel thickness 2s = 1.5 nm,
and gate oxide thickness d−s = 2.5 nm. For these param-
eters, the parabolic approximation is indeed applicable:
Eq. 1 yields λ ≈ 2.5 nm, so that the ratio λ/s is about 3.3.
Though the factor λ/aB ≈ 1.2 can be hardly considered
as large, we still believe that the parabolic approxima-
tion should work reasonably well provided that the chan-
nel length is much larger than aB, because the screening
at aB is polynomial
5 (for a point charge, φ ∼ r−3 at
r ≫ aB), while that due to the gates is exponential.
Hence in a relatively long device (L ≫ aB) the wave
vectors of the order of a−1B can give only a small correc-
tion to our results, crudely equivalent to a channel length
uncertainty of the order of aB ∼ 2 nm.
Figure 2 shows the distribution of electric potential
(solid lines) and electron density (dashed lines) along
a 10-nm-channel MOSFET. Clearly, our model is ca-
pable of describing the penetration of the electric field
into source and drain, as well as the pinch-off effect
in relatively long devices (such as that shown in Fig.
2). The I − V curves of such devices show clear satu-
ration (Fig. 3) and hence relatively high voltage gain
GV = dV/dVg |I=const. Their transconductance is also
as high as that of the best present-day transistors10, for
example S ≈ 1.5 S/mm at V = Vg = 0.5 V for L = 10
nm.
However, as the length L becomes comparable to the
effective screening length λ, electron concentration in the
channel becomes controlled more by the drain voltage
and less by the gate. The saturation disappears, and
the voltage gain above the threshold drops sharply, espe-
cially in the range of Vg where the current is substantial
(Fig. 4). Beyond ≈ 10 nm logic applications of nano-
MOSFETs become problematic. However, for DRAM
applications (see, e.g., Ref. 13) the voltage gain, as well as
the depletion operation mode of the transistors (Vt < 0),
are of minor importance, since the compact memory cells
can be controlled by drivers using more conservative tech-
nology. What is really important for DRAMs is to have
the channel current modulated by at least 8 to 9 orders
of magnitude (this determines the necessary ratio of re-
tention/refresh time to read/write time).
The modulation is limited from the side of small cur-
rents by two major effects not accounted for in our model:
the thermal activation of holes and tunneling through the
gate oxide. The hole activation (and hence the sharp loss
of gate control) takes place when the maximum potential
in the channel approaches the middle of the band gap;
the corresponding region in Fig. 4 is coarsely hatched.
To estimate the tunneling effects, we have calculated the
current taking into account the image charge effects and
using potential barrier height of 3.2 eV and effective elec-
tron mass of SiO2 0.4m0 (see, e.g., Ref. 14), and assuming
that the gates overlap source and drain by 2 nm (the fi-
nal conclusions are fairly insensitive to this value). Fine
hatching in Fig. 4 shows the region where the tunneling
current becomes larger than the channel current. The
boundary of this region rises very rapidly with a decrease
in oxide thickness; for d − s = 2 nm it corresponds to
j ∼ 10−6 A/cm. On the other hand, if the oxide is
thicker than 2.5 nm, the transconductance and voltage
gain fall, while the modulation range remains virtually
the same because of the hole activation effects. Hence
this value of oxide thickness may be considered as opti-
mal. Thus the channel current modulation can hardly
be better than that shown in Fig. 4. One can see that
the maximum modulation depth falls below 3 · 108 at
L ≈ 4 nm; crudely, this value may be considered as the
minimum length of silicon-based MOSFETs for applica-
tion in traditional DRAM cells. Of course, this does not
preclude the possibility that smaller transistors could be
used in some novel memories based on physical princi-
ples.
In our analysis, several other potentially important ef-
fects have been neglected, including impact ionization,
finite rate of the energy relaxation, and source and drain
resistance and self-heating. Simple estimates show, how-
ever, that all these effects can be ignored for our param-
eters.
To summarize, we have found that for silicon-based
MOSFETs room-temperature operation with reasonable
parameters is still feasible for channel length L down to
∼ 10 nm for logic circuits and ∼ 4 nm for DRAM cells.
Since we have considered a virtually optimal MOSFET
structure, it is hard to imagine that these limits could be
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surpassed without suggesting some radically new physical
ideas.
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FIG. 1. (a) Sketch of the MOSFET model considered
in this work and (b) scheme of the conduction band edge
diagram for the electron potential energy Φ = −eφ.
FIG. 2. Distribution of electron potential energy Φ
(solid lines) and density n (dashed lines) along a 2D sili-
con n-MOSFET with a 10-nm-long intrinsic channel and n+
source and drain (ND = 3·10
20cm−3), for a moderate negative
bias V = −0.52V and several values of gate voltage Vg. Ge-
ometric parameters (Fig. 1a) are: 2s = 1.5 nm and 2d = 6.5
nm. Temperature T = 300 K.
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FIG. 3. Source-drain I − V curves for a n-MOSFET with
L = 10 nm for several values of gate voltage Vg. Device
parameters are the same as in Fig. 2.
FIG. 4. Linear current density j (solid lines) and voltage
gain GV = dV/dVg |I=const (dashed lines) as functions of
gate voltage Vg for various channel lengths L and source-drain
voltage near the onset of saturation (V = 0.52 V). The fine
hatching shows the area of parameters where the gate leakage
current exceeds the drain current. The coarse hatching shows
the region where the intrinsic carriers in the channel cannot
be ignored.
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